Offset Reduction Techniques in High-Speed Analog-to-Digital Converters analyzes, describes the design, and presents test results of Analog-to-Digital Converters (ADCs) employing the three main high-speed architectures: flash, two-step flash and folding and interpolation. The advantages and limitations of each one are reviewed, and the techniques employed to improve their performance are discussed.
Link did not work. I was unable to email for a new link or refund. Never even received initial email with download link I tried from checkout page.
The download never worked. I'm waiting on my refund.

Secure payment with SSL Encryption.
If you're not satisfied, let us know and we'll make it right.